I. INTRODUCTION

I
MPROVED frequency performance through reduced capacitance, higher drive current, and a reduction in interconnect length are significant advantages of using a silicon-on-insulator (SOI) for analog applications. Noise and latch-up are minimized through reduced substrate coupling [1] . However, the main concern is the floating-body effects (FBEs) in partially depleted (PD) SOI MOSFETs caused by impact ionization, which is known as the kink effect [2] . With the shrinking of the gate oxide, the linear kink effect (LKE) due to the direct tunneling mechanism appears in PD SOI MOSFETs [3] . Correspondingly, the body potential instability, an abnormal subthreshold swing, and a small drain-to-source breakdown voltage (BVdss) caused by FBEs are the most serious problems that are required to be solved [4] .
Kink-free operation of SOI MOSFETs with a floatingbody (FB) is generally desirable for analog circuits. Several approaches have been proposed to suppress the FBE, but each method has some limitations. The most commonly used method is the body contact (such as the T-gate [5] , I-gate [6] , and body-contacted SOI [7] , [8] ) scheme, which suffers from the area penalty. Moreover, its efficiency of hole absorption rapidly decreases as the channel width increases in the T-gate SOI MOSFET. Body-tied-to-source structures supply the path for the generated holes to escape to the contact, and it is subject to the lowering of effective device width [9] . The other approach is based on source engineering, including using implantation to introduce recombination centers for the holes [10] , SiGe source structures [11] , SiGe-inserted SOI structures [12] , and BESS (bipolar embedded source structure) structures [13] . These methods increase the fabrication process complexity and are not fully compatible with SOI CMOS technology. In addition, there is a tradeoff between improving the FBEs and increasing the junction leakage current in Ar-ion implantation. Because Ge doping is inactive to alter the conduction band energy [14] , the SiGe source structure is not applicable to the p-channel MOSFET.
This paper proposes a possible solution that can suppress the FBEs in PD SOI MOSFET by means of a new type of source engineering, which is referred to as the tunnel diode body contact (TDBC) SOI MOSFET. The experimental results show that this structure efficiently suppresses the FBEs. The TDBC SOI MOSFET takes up the same area as the conventional FB SOI MOSFET and less area than a transistor using other body contact schemes. The layout pattern and the process steps are completely compatible with SOI CMOS technology. Fig. 1 shows the device structure of the novel TDBC SOI n-MOSFET. Instead of an n + source as in a conventional FB SOI MOSFET, an Esaki tunnel diode [15] is embedded in the source region, adjacent to the SOI/buried oxide interface. The TDBC SOI MOSFETs with a partially depleted substrate are fabricated in 0.13-μm SOI CMOS technology using shallow trench isolation (STI) and CoSi 2 silicide. The layer thickness is 0.1 μm for the top silicon film (T Si ) and 0.145 μm for the buried oxide (T BOX ). The gate oxide has a thickness of 1.8 nm (T OX ). After gate patterning, the source/drain was formed by As/P ion implantation and activation. Then, the p + region was formed by B + implantation only into the source region with a protection of the drain and the gate. The process flow of the TDBC SOI n-MOSFET fabrication is shown in Fig. 2 .
II. DEVICE CONCEPT
A. Device Structure and Fabrication
B. Principle of Device Operation
In TDBC SOI n-MOSFETs, a tunnel diode is formed in the source region to enhance hole flow to the source. Fig. 3 shows the band diagram for the n + source/p + /p-body/n + drain structure. The recombination current dominates the total current of conventional diodes at low forward bias. However, the recombination current is small at low forward bias (see Fig. 4 ). As shown in Fig. 4 , the current first increases to a maximum value (peak current or I P ) at a peak voltage V P in the forward direction of the tunnel diode [16] . The total current of the tunnel diode is dominated by the band-to-band tunneling current at low forward bias, which is much larger than the recombination current in conventional diodes. Therefore, the holes caused by the FBE flow to the p + region are efficiently released by Esaki tunneling. Both p + and n + sides in the tunnel diode were degenerate, where the Fermi levels were set inside the valence band of the p + region or the conduction band of the n + source [17] . To obtain a heavily doped p-n junction in the source region, one extra mask for the p + -type diffusion region in the TDBC SOI n-MOSFET is required. The extra process step is a p + -type implantation with the doping peak at 1 × 10 20 cm −3 , which can be carried out after the spacer and before the source/drain implantation (see Fig. 2 ).
III. SIMULATION RESULTS
A. Process Simulation
Process simulations are performed using the Sentaurus process simulator Sprocess [18] . In process simulation, we use Advanced Calibration of the Sentaurus process. Many model equations and model parameters are taken from reliable publications. In addition, a rigorous calibration has been performed by Synopsys based on a SIMS database.
The dose of 3 × 10 15 cm −2 at energy of 9 keV is selected for boron implantation in the source region. In the process flow, the source/drain implantation is realized by a two-step phosphorus implantation. To embed the p + layer in the n-source region adjacent to the SOI/buried oxide interface, the low dose of at energy of 4 keV is selected for the shallow phosphorus implantation in the source/drain region. Then, rapid thermal process annealing at 1030
• C for 5 s was performed. The 2-D process simulations with a gate length of 0.13 μm are shown in Fig. 5 .
The vertical profile of X = −0.2 μm is shown in Fig. 6 . The doping peak of 1 × 10 20 cm −3 is obtained in the p + region. The Fermi levels are set inside the valence band or the conduction band, which is predicted by technology computer-aided design (TCAD) simulation in Fig. 7 . TCAD predicted that the tunnel diode is successfully embedded in the source region.
B. Device Simulation
A 2-D device simulator based on the drift-diffusion model, which is the physical device model in Sentaurus [18] , includes effects such as mobility (doping dependence and high-field saturation effects), Shockley-Hall-Read and Auger recombination, as well as avalanche generation. With continued scaling into the deep submicrometer regime, neither internal nor external characteristics of state-of-the-art semiconductor devices can be properly described using the conventional drift-diffusion transport model; therefore, the hydrodynamic (or energy balance) model is used. The operation of the TDBC SOI MOSFET is based on the principle of band-to-band tunneling. It is important to point out that the Hurkx model is selected to simulate the band-to-band tunneling current [19] . As shown in Fig. 8 , kink effects are observed in the conventional FB SOI n-MOSFET and suppressed in the TDBC SOI n-MOSFET. As shown in Fig. 9 , the simulation results predicted that the TDBC technique is applicable for the p-channel MOSFET.
IV. EXPERIMENTAL RESULTS AND DISCUSSION
The TDBC SOI MOSFETs with a partially depleted substrate are fabricated in 0.13-μm SOI CMOS technology using STI and CoSi 2 silicide. FB devices and T-gate body contact (TB) MOSFETs were fabricated as references. Fig. 10 shows a crosssectional transmission electron microscopy (TEM) image of the fabricated TDBC SOI n-MOSFET structure with a gate length of 0.13 μm. All devices were measured using an Agilent B1500A semiconductor parameter analyzer, keeping the source of the transistor grounded. Fig. 11 shows the measured transfer characteristics of the TDBC and conventional FB SOI n-MOSFETs with a gate length of 10 μm at V D = 0.1 V. The LKE, which is indicated by the sharp transconductance peak, is observed in the conventional FB SOI n-MOSFET, whereas it is completely suppressed in the TDBC device. As shown in Fig. 11 , there is no mobility degradation in the TDBC SOI MOSFET, as compared with the introduction of lifetime killers such as neutron irradiation in [20] . The hysteresis effect was observed in the FB PD SOI n-MOSFET, which is related to the FBE. To investigate the hysteresis characteristics of the drain current in greater detail, the following definition is adopted for I D hysteresis: Fig. 12 shows the I D hysteresis on the input characteristics of the TDBC and conventional FB PD SOI n-MOSFETs. A positive peak at low V G and a negative peak at high V G can be clearly observed in the conventional FB SOI n-MOSFET. The body potential varies due to the surplus or the shortage of holes in the body region arising from the expulsion and the restoration of holes due to the growth and the contraction of the channel depletion layer [21] , which results in the positive peak. The negative results from the body potential variation are related to the LKE. The hysteresis phenomenon disappears in the TDBC SOI n-MOSFET owing to the suppression of the FBE.
The subthreshold characteristics are compared in Fig. 13 for the TDBC and conventional FB SOI n-MOSFETs with a gate length of 0.13 μm. An abnormal subthreshold swing, which typically appears in the conventional FB SOI n-MOSFET, is suppressed by the TDBC SOI n-MOSFET. The drain-induced barrier-lowering (DIBL) properties, which are drastically affected by the FBE [22] , are remarkably improved in the TDBC SOI MOSFET. The DIBL value, which is measured at a constant drain current of 0.1 μA × W/L, amounts to 49 mV/V for the TDBC SOI n-MOSFET and 92 mV/V for the conventional FB SOI MOSFET. The I ON /I OFF ratio is compared in Fig. 14 for the TDBC and conventional FB n-MOSFETs. The I ON /I OFF ratio of 10 7 is realized in the TDBC n-MOSFET with a 0.13-μm gate length, and it has improved by two orders of magnitude compared with the FB n-MOSFET.
The measured output characteristics for the TDBC and conventional FB SOI n-MOSFETs are shown in Fig. 15 . Kink phenomena appear in the conventional FB SOI n-MOSFET at drain voltages of ≥ 0.6 V due to the hole accumulation in the p-body. These holes are caused by the impact ionization at high drain fields. The hole accumulation raises the body potential and further reduces the threshold voltage, resulting in the increase in the drain current. No kink phenomena in the TDBC SOI n-MOSFET were observed. We can conclude that TDBC SOI technology can fully suppress the FBE. The suppression of the FBE makes the TDBC device suitable for analog applications. In addition, the hysteresis effect on output characteristics is suppressed by the TDBC SOI n-MOSFET (see Fig. 16 ). It is critical for digital applications. Because the TDBC SOI n-MOSFET is an asymmetrical FET, as shown in Fig. 15 , the kink effect appears in the reversed I d -V d characteristics (reverse source and drain).
In practical analog applications of the PD SOI MOSFET, noise and mismatching increase in the kink regime [23] . The kink effect makes PD SOI devices unsuitable for analog applications. TDBC MOSFETs provide an obvious solution owing to the suppression of the FBE. The transistor is in strong inversion with G m /I D around 10 V −1 at the gate voltage overdrive (VGO = V G − V TH ) of 0.2 V, which results in a good compromise between speed and power consumption [24] , [25] . Thus, we perform the comparison for device bias at VGO = 0.2 V. To assess the analog performance, transconductance G m is plotted in Fig. 17 versus normalized drain current on a linear scale. As shown in Fig. 17 , the G m /I D ratio of the TDBC SOI n-MOSFET is ∼10% higher than that of the FB SOI n-MOSFET at VGO = 0.2 V. It is shown that the conventional FB SOI MOSFET G m deviates from the TDBC SOI MOSFET In the high-speed digital applications, cutoff frequency f T is an interesting criterion, which corresponds to the transit frequency of the current gain. Using a conventional MOSFET equivalent circuit and taking into account some simplifications, we can express f T as follows [24] :
where C gs is the gate-to-source capacitance, and C gd is the gate-to-drain capacitance. The gate capacitance measurement is carried out on the TDBC and conventional FB/TB SOI n-MOSFETs. The results are shown in Fig. 18 . When V G = 1.2 V, the gate capacitance of the TDBC SOI n-MOSFET is equal to that of the FB SOI n-MOSFET. The results indicated that the n + /p + junction does not increase the capacitance. Moreover, it is clearly shown that the TDBC SOI n-MOSFET is more attractive than the TB SOI n-MOSFET for high-frequency applications. Fig. 19 shows the measured BVdss as a function of the gate length for the TDBC and conventional FB/TB SOI nMOSFETs, where BVdss is defined as the drain voltage at a drain current of 1 μA/μm without gate bias, V G = 0 V. The reduction of BVdss for the conventional FB SOI n-MOSFET could be subjected to the parasitic bipolar junction transistor effect [26] . The BVdss of the TB SOI n-MOSFET decreases with decreasing gate length. It is verified that the efficiency of hole absorption rapidly decreases due to the body resistance in the TB SOI n-MOSFET. However, the TDBC SOI n-MOSFET dramatically improved the BVdss characteristics in forward mode, showing no gate length dependence. The reverse current of the tunnel diode rapidly increases with reverse voltage, which results in the lowering of the source-to-drain breakdown voltage.
V. CONCLUSION
We have proposed a novel structure with a tunnel diode embedded at the source to suppress FBEs in the PD SOI, which we refer to as the TDBC SOI. It is successfully fabricated by 0.13-μm SOI CMOS technology. The LKE is well suppressed, and the abnormal subthreshold swing disappeared in the TDBC SOI MOSFET. In addition, it has a remarkably improved DIBL feature. The accumulated carriers due to impact ionization are successfully released in the TDBC SOI MOSFET. Correspondingly, kink-free operation of the TDBC SOI MOSFET is obtained. Moreover, it shows a dramatically increased drain breakdown voltage. A significant advantage is that the fabrication process is fully compatible with SOI CMOS technology.
The hysteresis effect disappears in TDBC SOI MOSFETs owing to the suppression of FBEs. The I ON /I OFF ratio of 10 7 is realized in TDBC SOI MOSFETs with a 0.13-μm gate length, and it has improved by two orders of magnitude compared with FB SOI MOSFETs. All this makes TDBC SOI MOSFETs attractive for digital applications. TDBC SOI MOSFETs are shown to exhibit outstanding properties for analog applications, well superior to comparable conventional FB SOI MOSFETs. An increase of G m /I D ratio by at least of 10% was found for a wide range of gate voltage overdrive. In all, our work provides a possible way for using SOI technology in digital and analog applications.
